


04 Computer systems

04.01 Von-Neumann bottleneck and CPU micro-architecture

- From RTL design to ALU
- Von Neumann architecture
- CPU micro-architecture
- Fetch-execute loop
- Internal communication
- Control unit design

From RTL design to ALU

- With respect to RTL design styles, the ALU can be viewed as a *shared multi-function unit that executes (sequentially) all the operations in the data path*
- Resource sharing requires steering logic and control unit




Von Neumann machine


- Is a machine that reads from a memory and executes (one at the time) the instructions belonging to a finite (functionally complete) instruction set
- Any data-processing task can be performed (provided that the sequence of instructions to be executed is stored in memory) by alternating two phases:
 - Instruction *fetch*
 - Instruction *execution*
- Fetch and execution are controlled by a *control unit*

Von Neumann bottleneck


- The width of the communication channel between memory and CPU is much smaller than memory
- The communication channel is a bottleneck




Main architectural elements



CPU microarchitecture



CPU registers



- Instruction register (IR)
- Program counter (PC)
- Memory address register (MAR)
- Memory data register (MDR)
- Generic registers $R_0 \dots R_{n-1}$

Fetch-execution loop

- | | |
|------------------------------|----------------------------|
| 1. $MAR \leftarrow PC$ | |
| 2. $MDR \leftarrow MEM[MAR]$ | 1. $IR \leftarrow MEM[PC]$ |
| 3. $IR \leftarrow MDR$ | |
| 4. Decode | 2. Decode |
| 5. $PC \leftarrow PC+1$ | 3. $PC \leftarrow PC+1$ |
| 6. Execute | 4. Execute |
| 7. Go back to 1 | 5. Go back to 1 |

Instruction execution


ADD R3,R1,R2 ($R3 \leftarrow R1+R2$)

1. Operand fetch
Bring the operands at the inputs of ALU
2. Execute
Compute sum
3. Write back
Put the result in the destination register

Execution steps are controlled by the control unit, which generates the control signals for registers and MUXes


Internal communication

Single internal BUS



1. $TMPin \leftarrow R1$
2. $TMPout \leftarrow TMPin + R2$
3. $R3 \leftarrow TMPout$


3 internal BUSES



1. $R3 \leftarrow R1+R2$

Control Unit Design

Random logic approach



Control Unit Design

Microprogrammed approach

