

## 03 Logic networks


### 03.04 Gate-level design

- Design metrics
- Design styles
- Examples
- Adders

## Design metrics

- Area (**A**)
  - Number of gates
  - Number of 2-input NANDs
  - Number of gates inputs
- Performance
  - *Propagation* time (delay): pin-to-pin, overall (**T<sub>p</sub>**)
  - *Contamination* time: pin-to-pin, overall (**T<sub>c</sub>**)
  - *Throughput* (**rate**)
- Power
  - Static (**W**)
  - Dynamic (**W**)

# Prop. and Cont. Time (ex1)




**Tp**

	Out1	Out2
A	2	1
B	2	1


**Tc**

	Out1	Out2
A	2	1
B	2	1


# Prop. and Cont. Time (ex2)



# Prop. and Cont. Time (ex3)



# Prop. and Cont. Time (ex4)




# Design approaches

- *Logic synthesis:*
  - General
  - Inefficient
  - Non-scalable
  - Example: Boolean functions of a few variables
- *Top-down problem partitioning:*
  - Application-specific
  - Modular
  - Scalable
  - Example: Arithmetic operators

# T-D Example: Ripple-carry adder

- Functional specification:  $S=A+B$



## T-D Example: Full adder (1)


- Functional specification:

Cin	A	B	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$S = Cin' A' B + Cin' A B' + Cin A' B + Cin A B$$

$$S = Cin' (A' B + A B') + Cin (A' B' + A B)$$

$$S = Cin' (A \oplus B) + Cin (A \oplus B)' = Cin \oplus A \oplus B$$



## T-D Example: Full adder (2)

- Functional specification:


Cin	A	B	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$Cout = Cin' AB + Cin A' B + Cin A B' + Cin AB$$

$$Cout = Cin' AB + Cin(A + B)$$

$$Cout = Cin' AB + Cin(A + B + AB)$$

$$Cout = AB + Cin(A + B)$$



## T-D Example: Full adder (3)

- Putting it all together:




$$S = Cin \oplus (A \oplus B)$$

$$Cout = AB + Cin(A + B)$$

$$Cout = AB + Cin(A \oplus B + AB)$$

$$Cout = AB + Cin(A \oplus B)$$


$$Cout = ((AB)' + (Cin(A \oplus B))')'$$



## Adders


1. Ripple-Carry Adder (RCA)
2. Synchronous RCA
3. Pipelined RCA
4. Bit-serial Adder
5. Carry-Lookahead Adder

# Ripple-carry adder (RCAn)



$$\begin{aligned}
 A(\text{RCAn}) &= n A(\text{FA}) = O(n) \\
 T_p(\text{RCAn}) &= n T_p(\text{FA}) = O(n) \\
 T_c(\text{RCAn}) &= T_c(\text{FA}) = O(1) \\
 \text{Rate}(\text{RCAn}) &< 1/T_p(\text{RCAn}) = O(1/n)
 \end{aligned}$$

# Synchronous RCAn (SRCAn)



$$\begin{aligned}
 A(\text{SincRCAn}) &= nA(\text{FA}) + 2n(n-1)A(\text{FF}) = O(n^2) \\
 T_p(\text{SincRCAn}) &= nT_{\text{clk}} > nT_p(\text{FA}) = O(n) \\
 T_c(\text{SincRCAn}) &= nT_{\text{clk}} > nT_p(\text{FA}) = O(n) \\
 \text{Rate}(\text{SincRCAn}) &= 1/(nT_{\text{clk}}) = O(1/n)
 \end{aligned}$$


## Pipelined RCAn (PRCAn)

$$A(\text{PRCAn}) = nA(\text{FA}) + 2n(n-1)A(\text{FF}) = O(n^2)$$

$$T_p(\text{PRCAn}) = nT_{\text{clk}} > nT_p(\text{FA}) = O(n)$$

$$T_c(\text{PRCAn}) = nT_{\text{clk}} > nT_p(\text{FA}) = O(n)$$

$$\text{Rate}(\text{PRCAn}) = 1/T_{\text{clk}} = O(1)$$




## Bit-serial adder (BSAn)

$$A(\text{BSAn}) = A(\text{FA}) + A(\text{FF}) = O(1)$$

$$T_p(\text{BSAn}) = nT_{\text{clk}} > nT_p(\text{FA}) = O(n)$$

$$T_c(\text{BSAn}) = T_{\text{clk}} > T_p(\text{FA}) = O(1)$$

$$\text{Rate}(\text{BSAn}) = 1/(nT_{\text{clk}}) = O(1/n)$$





# Carry Lookahead Adder (CLAn)

Observations:

$$c_i = a_i * b_i + (a_i + b_i) c_{i-1} = g_i + p_i * c_{i-1} \quad (1)$$

The first term generates the carry out (*generate*  $g_i = a_i * b_i$ )

The second term propagates the carry (*propagate*  $p_i = a_i + b_i$ )

Implementation:

$$c_i = g_i + p_i (g_{i-1} + p_{i-1} (g_{i-2} + p_{i-2} (\dots (g_0 + p_0 * Cin) \dots))) \quad (2)$$

$$c_i = g_i + p_i g_{i-1} + p_i p_{i-1} g_{i-2} + p_i p_{i-1} p_{i-2} g_{i-3} + \dots + p_i p_{i-1} p_{i-2} \dots p_0 Cin \quad (3)$$

# Carry Lookahead Adder (CLAn)

Unit delay model

$$A(\text{CLAn}) = A(\text{FA}_0) + \dots + A(\text{FA}_{n-1}) = A(\text{FA}_0) + \dots + O(n^2) = O(n^3)$$

$$\text{Tp}(\text{CLAn}) = \text{Tp}(\text{FA}) = O(1)$$

$$\text{Tc}(\text{CLAn}) = \text{Tc}(\text{FA}_0) = O(1)$$

$$\text{Rate}(\text{CLAn}) > 1/\text{Tp}(\text{CLAn}) = O(1)$$

Gate delay proportional to the number of inputs

$$A(\text{CLAn}) = A(\text{FA}_0) + \dots + A(\text{FA}_{n-1}) = A(\text{FA}_0) + \dots + O(n^2) = O(n^3)$$

$$\text{Tp}(\text{CLAn}) = \text{Tp}(\text{FA}_{n-1}) = O(n)$$

$$\text{Tc}(\text{CLAn}) = \text{Tc}(\text{FA}_0) = O(1)$$

$$\text{Rate}(\text{CLAn}) > 1/\text{Tp}(\text{CLAn}) = O(1/n)$$

Actual

$$O(n) < A(\text{CLAn}) < O(n^3)$$

$$O(1) < \text{Tp}(\text{CLAn}) < O(n)$$

$$\text{Tc}(\text{CLAn}) = O(1)$$

$$O(1/n) < \text{Rate}(\text{CLAn}) < O(1)$$